capacitors than the flying capacitor topology, and requires fewer isolated supplies than H-bridge converters [5] , [12] , [13] .
Furthermore, dual inverters are more reliable, because in the case of a failure in one converter, the outputs of the converter can be short-circuited and the system can then operate as a standard single-sided three-phase inverter [14] . To achieve multilevel voltage waveforms and to cut the path of common-mode current flow, two isolated dc sources are used for the traditional dual-inverter topology, increasing the size and weight of the system. In this paper, a dual two-level inverter is presented, which reduces the size and weight of the system for an open-end winding induction motor (IM) drive application. Dual-inverter topologies have been considered in numerous papers for different applications. The traditional dual-inverter topologies (using two isolated dc sources) have been analyzed [15] [16] [17] [18] [19] [20] , with different space vector modulation schemes used to generate the multilevel output voltage waveforms. A block diagram of a traditional open-phase load and converters is shown in Fig. 1 . It is possible to use a single supply for the dual inverters with a common-mode elimination technique [15] , [21] , [22] . These topologies use specific switching combinations that produce equal common-mode voltages, which cancel at load terminals. A reduction in the number of voltage levels and lower dc bus voltage utilization are the main disadvantages of this variation of the topology.
A modulation technique to balance the power flow between the two inverters in a dual-inverter system has also been proposed [23] [24] [25] [26] [27] . This topology still uses an isolation transformer; the size of this transformer can be reduced at the expense of reduced modulation index. The floating capacitor bridge topology along with a suitable control scheme to allow the supply of reactive power was introduced in [28] . Other authors [29] , [30] have presented methods to compensate for supply voltage droop in order to keep the drive operational in constant power mode. This topology uses a floating capacitor bridge to offset the voltage droop in high-speed machines.
In this paper, a circuit topology is analyzed, which is used as a three-level open-end winding IM drive. This topology uses dual inverters with only one dc voltage source at the primary side of the converter. The second bridge converter is connected to a floating capacitor bank. The aim of this topology is to eliminate the requirement for a bulky isolation transformer while achieving multilevel output voltage waveforms. The voltage across the floating capacitor bank is controlled using the redundant switching vectors along with a modified space vector modulation (SVM) scheme, which avoids unwanted voltage levels in the phase voltage waveforms during the dead-time intervals, thus improving the overall waveform quality.
II. PROPOSED SYSTEM

A. Floating Capacitor Bridge Inverter
The floating bridge capacitor dual-inverter based topology has been analyzed for different applications [28] , [31] . The topology can be used to supply reactive power to a machine and to compensate for any supply voltage droop [28] , [32] , but the possibility of multilevel output voltage waveforms was not considered. A control scheme to charge the floating capacitor bridge along with multilevel output voltage waveforms has been presented [33] [34] [35] . In this method, the main converter works in a six-step mode and the floating converter is called conditioning inverter as it is improving the waveform quality.
The work described in this paper is to control the voltage across the floating inverter bridge capacitor using the redundant switching states, therefore removing the need for any isolation transformer and allowing the converter to achieve multilevel output voltage waveforms. Fig. 2 shows a block diagram of the dual inverter with a floating bridge and associated capacitor. The use of a dc-link voltage ratio of 2:1 allows the dual-bridge inverter to produce up to a three levels in the output voltage waveform [36] , [37] . The power stage of the proposed topology is shown in Fig. 3 .
B. Principles of Operation
In order to show how the floating capacitor can be charged and discharged, the possible switching states are analyzed. The space vector diagram for the topology is shown in Fig. 4 , which is derived by assuming that both converters are supplied from isolated dc sources with a voltage ratio of 2:1. In Fig. 4 , the red numbered switching combinations discharge the floating capacitor, while the green numbered switching combinations charge the floating capacitor. The blue numbered switching combinations hold the last state of capacitor and are, therefore, neutral in terms of the state of charge of the floating capacitor. As an example state (74) shown in Fig. 5 givesthe switching sequences for both converter's top switches, 7 (1 1 1) represents the top three switches for main inverter and 4 (0 1 1) represents the switching states for top three switches of the floating converter.
It can be seen from Fig. 5 that combinations (11) and (16) will direct the current through the positive to negative terminal of the floating capacitor and thus will act to charge the capacitor. Combinations (14) , (15) , and (74) will result in a current in the other direction and will, therefore, act to discharge the capacitor. Combinations ending with 7 (1 1 1) or 8 (0 0 0) are zero states and will, therefore, have no impact of floating capacitor's voltage. It is evident from Fig. 4 that if the reference voltage is in outer hexagon, then there are only two switching combinations in each sector to charge the floating capacitor. During inductive load operation, capacitor discharge rate will be slower and will cause overcharging if the reference voltage lies in outer hexagon. Also, due to lack of charging states, the floating capacitor will discharge if the machine is drawing active power. To avoid these two phenomena, a restriction has to be imposed on modulation index. As a result, the maximum useable number of voltage levels across the load will be reduced to nine (13 for isolated sources) along with a slightly lower than ideal dc bus voltage utilization. Therefore, the floating capacitor can charge to half of the main dc-link capacitor voltage only if the modulation index (m) is limited as shown in the following:
(1) This is 33% reduction of dc bus utilization in contrast with a dual inverter supplied by two isolated sources. The dual inverter with a zero sequence elimination technique also uses single supply with 15% reduction in dc bus utilization and can achieve five-level voltage across the load [21] .
C. Modulation Strategy
A decoupled space vector modulation strategy has been used for this dual-inverter floating bridge topology. Switching combinations are selected in such a way that the average generated voltage for each of the converters is 180°phase shifted from the other [see Identification of the subsectors, dwell time calculation, and the switching sequence design can be found in [38] and [39] . To achieve better results, the output switching sequences are modified. The modification of the pulses is necessary to minimize the unwanted voltage levels due to dead-time intervals in each phase leg [40] , [41] . In general, the output voltage of a converter is governed by load current during dead-time intervals and the voltage is equal to one of the voltage levels before or after the dead-time intervals. The dual inverter with unequal voltage sources will show a different characteristic; instead of clamping the output voltage to one of the voltage levels before or after the dead-time interval voltage levels, it clamps the output voltage to some other voltage levels. This is true for simultaneous switching for each phase legs of the converters.
For an example, consider phase legs inside the green dotted line in Fig. 3 for positive load current (current flowing from main to floating converter). If the top switches of the legs (S m 1 and S f 1 ) are ON, then the load current will go through switch S m 1 and diode D f 1 . Now, if both legs go to its dead time at the same time, the load current will change direction and Fig. 7 for positive load current. It can be seen from Fig. 7 that the pulses are delayed depending on the switching states transitions. Table I shows the generalized solution for positive and negative load currents to avoid the unwanted voltage levels. Due to the modified switching sequences, the current direction does not change during the dead-time. The state of the floating capacitor will depend on the current just before the occurrence of dead-time interval. As an example, if the capacitor was charging, then it will keep charging when the converter is in dead-time period. The value of dead-time is too small for any overcharge or discharge to change the capacitor voltage drastically.
III. RESULTS
The proposed system has been simulated using PLECS and SIMULINK to compare losses between three different converter topologies shown in Section III-A. Results from the converter operating as an open-loop v/f motor drive are presented to show the converter operation. Finally, results for a field-oriented control (FOC) for a closed-loop motor drive are shown; the results are taken from the experimental setup shown in Fig. 8 .
The power converters used for this experiment were built using "off-the-shelf" two-level converters. These two-level converters have RC snubbers and common-mode inductors. The converter also has onboard defined dead time that varies from 4 to 4.1 μs along with propagation delay, which varies from 0.1 to 0.2 μs; thus, it is difficult to align the switching pulses accurately. A power stage diagram of the experimental two-level converter is shown in Fig. 9 . The parameters of the converter and machine are provided in Table III . The control scheme was implemented using a digital signal processor/field-programmable gate array based control platform. The capacitor of the floating bridge converter was chosen to have a sufficient ripple current rating for this experiment [3250 μF]. The converter is integrated with a 1250 μF film capacitor, which has a 2000 μF electrolytic capacitor in parallel to minimize local ripple voltage. 
A. Loss Comparison
The losses of the proposed dual-inverter system are compared in this section. Three converter types were selected: a singlesided three-level NPC, a dual two-level inverter with equal dclink voltage ratio, and the proposed dual-inverter topology. All these three topologies provide three-level output voltages, and therefore, it is important to compare them in terms of losses. The losses were calculated for a 12 kW drive used for experimental validation.
The device losses were calculated using semiconductor device characteristics selected according to required blocking voltage and current requirements of the topology, as presented in Table II . The loss calculations were in terms of switching and conduction losses for the power converters, and in this comparison, all other circuit losses were ignored. Fig. 10 shows the efficiency at full load (12 kW) with varying switching frequency. It can be seen from the figure that, for this particular load, the dual inverter with equal dc-link voltage ratio has better efficiency than the other topologies. The three-level NPC has six extra clamping diodes; thus, the losses are higher.
The proposed floating bridge dual inverter has slightly better efficiency than three-level NPC but is less efficient than the dual inverter with equal dc-link voltage. The proposed floating bridge converter has two distinct switching patterns: one is for charging and the other is for discharging; thus, it is difficult to maintain the minimum switch involvement for switching transitions. The reasons for using a dual inverter compared to single sided inverters are redundancy and to modulate high frequency fundamental. The traditional dual-inverter topologies require isolated supply for both converters and thus increase the weight and size of the system. The proposed floating bridge topology eliminates the need for isolated supplies, thus reducing the size and weight of the system.
B. Open-Loop v/f Controlled IM Drive
Results from the open-loop v/f control of an open winding IM (one bridge floating) drive are presented in this section. To achieve experimental results, the main converter was supplied with a dc source of 500 V. The floating converter was maintained at half of the main dc-link voltage, and the switching frequency was set to 2 kHz. To demonstrate the steady-state operation, a demand reference frequency of 25 Hz was used. The reason for choosing this frequency is to maintain the v/f ratio for the machine, which is rated at 690 V. To modulate this voltage, the main converter needs to have a dc-link voltage of 970 V. This was not achievable for the "off-the-shelf" converters; thus, the rated speed was capped for this experiment. The results for open-loop v/f controlled drive are presented in Figs. 11 and 12. Fig. 11 shows the no-load voltage, current, and floating dc-link voltage; it can be seen that the drive charges the floating capacitor to the required value and the converter achieves a multilevel output voltage waveform. To validate the open-loop performance of an IM drive, a step load was applied to the machine, as shown in Fig. 12 . It is evident from the figure that the capacitor can hold its charge during a sudden change in load, and the effect on the capacitor voltage is minimal.
The results presented in Fig. 11 were achieved using the modified switching pulses to avoid unwanted voltage level during the dead-time interval. A magnification of the leg voltages and the phase voltage of the converters is shown in Fig. 13 with no modification to the gating pulses. It can be seen that the phase voltage is clamped to an unwanted voltage state for the duration of dead-time interval. The leg and phase voltages are plotted in Fig. 14 after the introduction of the modified switching pulses, showing that the leg voltages are changing state at the same time and spike duration is shorter. To ensure that the modification of the pulses is necessary for this topology, the total harmonic distortion (THD) of load current and voltage was analyzed before and after the modified pulses were applied to the converters.
The results are shown in Figs. 15 and 16 ; the current and voltage THD was reduced after the modified pulses were implemented. The difference between modified and nonmodified pulses decreases with the increase of modulation index. Decrement of the THD differences is due to utilizing less number of dead-time spike producing switching combinations. The phase voltages also show oscillations after changing states; the oscillations can be seen in Figs. 13 and 14 .
The frequency of the oscillation is near 35 kHz and is due to the snubber capacitance forming a resonant circuit with load inductance.
C. Rotor Flux Oriented Closed-Loop Control
It is important to demonstrate the performance of the proposed converter in a high-performance field-oriented-controlled motor drive as this is the target application. To achieve the results, the main inverter was supplied from a 500 V dc source. The aim of the floating capacitor voltage control was to charge the floating bridge capacitor to half of the main dc-link voltage. An indirect rotor flux orientation-based control was implemented to decouple the flux and torque producing current of the induction machine. The floating capacitor was initially charged using reference d-axis "field-producing" current. After the floating capacitor was charged, the speed command was set. An external load was applied by running the DC motor in torque control mode (braking), and results were taken to see the effect on floating capacitor voltage. A simplified block diagram of the FOC system is presented in Fig. 17 . The block "condition" is the protection algorithm to monitor the floating capacitor voltage. The algorithm compares the reference and actual floating capacitor voltage at the period of initial charging transient; the controller will shut down the system if capacitor voltage is more than 15% of reference voltage. The algorithm also protects the system after the speed command is set. The controller will shut down the system if the capacitor voltage deviation is more than ±15% of the demand value. A flowchart for this algorithm is shown in Fig. 18 . Initial charging of the capacitor is presented in Fig. 19 . To charge the capacitor initially, the machine was magnetized first. The amplitude of the magnetizing current reference i * d may not be the rated value. After the magnetization process was done, a step reference voltage was applied to show the charging dynamics of floating capacitor. It can be seen from Fig. 19 that capacitor tracks the reference value and reaches steady state within 1.5 s.
The charging transient of the capacitor can be made faster with increased d-axis current. It can be seen from the figure that the main dc-link voltage fluctuates after the floating capacitor voltage reaches the steady-state value; this was due to the charging and discharging of floating capacitor. In this period, the rotor was at stand still and the machine was only drawing reactive power to maintain a constant electromagnetic field. In this state, the floating capacitor can be discharged by supplying power to the main supply. After the capacitor voltage reaches steady state, a step demand speed reference of 700 r/min was applied. The response of the controller is shown in Fig. 20 . The q-axis current steps up immediately to provide maximum torque to overcome the inertia and holds its value until speed reaches steady state. After the speed reaches steady state, a step demand reference load of 25 N-m was applied at t = 1.5 s and back to zero at t = 4.1 s. The reference torque current i * q is generated from the speed loop steps up immediately to counter the load torque, as shown in Fig. 21 .
It can be seen from Figs. 20 and 21 that at no time does the capacitor voltage overcharge or collapse. The capacitor voltage ripple increases at no load; as there was a small amount of real power flowing through the system, charging improves with loading condition. Finally, the phase voltage, current, and floating dc-link voltage are shown in Fig. 22 for operation when the machine was loaded.
IV. CONCLUSION
A motor drive using an open stator winding induction machine and a dual-bridge inverter topology with a floating capacitor bridge has been analyzed, and practical results are demonstrated. The proposed system charges the floating bridge capacitor to a ratio of 2:1 with respect to main bridge dc-link voltage amplitude. This particular dc-link voltage ratio allows the converter to achieve multilevel output voltage waveform. The floating dc-link voltage is kept at a constant voltage by the means of charging and discharging the floating bridge capacitor. This is achieved by selecting between the charging and discharging redundant states of the converter. A modified space vector modulation strategy is adopted to eliminate the unwanted voltage levels during the dead-time intervals and thus improved the waveform quality for this floating bridge topology. An openloop v/f controlled drive was implemented to validate the performance of the capacitor control. Finally, the dynamic performance of the proposed system was evaluated using a closed-loop field-oriented-controlled motor drive; the results showed that the proposed topology achieves multilevel output voltage waveforms. The results demonstrate that this topology has potential for applications where size, weight, losses, and redundancy are important, for example, in aerospace, electric vehicle, or hybrid electric vehicle motor drives.
